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Flexible C60 field-effect transistor (FET) device has been fabricated with polyimide gate 
insulator on the poly(ethylene terephthalate) substrate, and n-channel normally-off FET 
properties are observed in this FET device. The field-effect mobility, μ, is estimated to be 
~10-2 cm2 V-1 s-1 at 300 K. Furthermore, the C60 FET has been fabricated with high 
dielectric Ba0.4Sr0.6Ti0.96O3 (BST) gate insulator, showing n-channel properties; the μ value 
is estimated to be ~10-4 cm2 V-1 s-1 at 300 K. The FET device operates at very low gate 
voltage, VG, and low drain-source voltage, VDS. Thus these C60 FET devices possess 







 Field-effect transistors (FETs) with thin films of fullerenes have been extensively 
studied during the last decades,1-12 and the potential applications of fullerene FETs in 
next-generation electronic devices have been discussed based on their high field-effect 
mobilities, μs. The first fullerene FET device was fabricated with thin films of C60 and SiO2 
gate insulator by Haddon et al.1 This device showed n-channel properties and high μ value 
of 0.08 – 0.30 cm2 V-1 s-1. Subsequently, Haddon developed the C70 FET device with the 
SiO2 gate insulator which exhibited the n-channel performance with the μ value of 2 x 10-3 
cm2 V-1 s-1.2 The μ value of the C60 FET device reached 0.56 cm2 V-1 s-1,3 which was 
comparable to the highest μ value realized so far in the n-channel FETs with thin films of 
organic molecules (OFETs).13  
The characteristics such as shock-resistance, structural flexibility, large-area coverage 
and portability are the most important advantages expected for the OFETs. Therefore, it is 
necessary for the SiO2/Si substrate to be replaced by polymer gate insulators in a realization 
of the complete flexible OFET devices. In 2004, Someya et al. successfully fabricated the 
flexible and high-performance p-channel pentacene FET device with polyimide gate 
insulator.14 The flexible and high-performance n-channel OFET device are required for a 
realization of the flexible complementary metal-oxide-semiconductor logic gate circuit, 
which has many advantages such as low-power consumption, good-noise margin, and ease 
of design.15  
The C60 FET device with high dielectric gate insulator such as Ba0.4Sr0.6Ti0.96O3 (BST) 
attracts special attention for high carrier injection into the channel region of C60 thin films, 
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because the doping of electrons and holes into C60 is expected to yield new materials with 
novel physical properties, from the analogy with metal-intercalated C60 exhibiting 
superconductivity and metallic behavior. Such novel physical properties are produced by 
the electron-filling to the lowest unoccupied molecular orbital (LUMO) of the C60 
molecule.16 Currently, the number of electrons which can be injected into the C60 molecules 
by field-effect doping is at most 0.1 per C60 molecule even at the maximum gate voltage 
VGmax, because of low dielectric constant εx (~3.9) of SiO2 used as an insulating layer. 
Therefore, new techniques for high-carrier injection, i.e., injection of more than one 
electron or hole per C60 molecule, are required to control electronic structure of C60.  
The maximum density of carriers, Nmax (cm-2), which can be induced on the dielectric 
insulating layer, is empirically given by Nmax ~ 1.1 x 1013εx1/2 since VGmax (MV) ~ dEmax ~ 
20d/εx1/2; d (cm) is the thickness of the insulating layer. The high-carrier injection into C60 
thin film in the FET device should be realized by using the high εx gate insulator. 
Furthermore, the high carrier-injection into the active layer should achieve the low gate 
voltage (VG) and low drain-source voltage (VDS) operation in the FET device. The low 
voltage-operation is very important in a realization of the practical FET device, because the 
VG and VDS required for operation of the OFET device are currently as high as 10 ~ 100 V. 
In the present study, the C60 thin-film FET devices with polyimide and BST gate insulators 
have been fabricated on the poly(ethylene terephthalate) (PET) and the Si substrates, 
respectively. The fabrication of these FET devices should open a way to the structural 
flexibility and the low VG and VDS operation in the OFET device.  
Schematic representations of cross-sectional views of the C60 FET devices with 
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polyimide and BST gate insulators are shown in Figs. 1(a) and (b), respectively. 
Commercially available PET substrate was cleaned by washing with acetone, 2-propanol 
and ultra pure water, and was dried at 190˚C. The Au gate electrodes with thickness of 50 
nm were formed on the PET substrate by a thermal deposition under vacuum of 10-8 Torr. 
The films of polyimide gate insulator were formed by a spin-coating of a high-purity 
polyimide precursor (KEMITITE CT4112, Kyocera Chemical) on the Au/PET substrate at 
2000 rpm for 5 s and 4000 rpm for 20 s. The films were heated at 100˚C for 10 min and at 
180˚C for 1 h. The surface of polyimide films was treated to be hydrophobic with 
hexamethyldisilazane (HMDS). 50 nm thickness of Au source-drain electrodes and 150 nm 
thickness of C60 thin-films were formed on the substrate by the thermal deposition under 
10-8 Torr. The channel length L and the channel width W of the C60 FET device with 
polyimide gate insulator were 30 and 2000 μm, respectively.  
The BST layer of the chemical composition Ba0.4Sr0.6Ti0.96O3 was fabricated on the 
As-doped Si (100) wafer (ρ = 0.001 – 0.004 Ω cm) by the sol-gel method; the isoamyl 
acetate–amyl alcohol solution of 7wt% Ba0.4Sr0.6Ti0.96O3 was purchased from Mitsubishi 
Materials Corporation. The Si wafer was cleaned by washing with acetone, methanol, and 
H2SO4/H2O2 (4 : 1 in volume), and native SiO2 on the Si wafer was removed by immersing 
it in dilute HF solution. The wafer was finally washed by ultra pure water. The precursor 
film of BST was prepared by a spin-coating of the Ba0.4Sr0.6Ti0.96O3 solution on the Si 
substrate at 500 rpm for 3 s and at 2000 rpm for 20 s. The substrate was pre-baked at 300 – 
400 ˚C for 10 min. The spin-coating/pre-baking were repeated by four times before the 
annealing. The substrate was annealed at 700 ˚C for 1 h under 100 ml min-1 flow of O2. 50 
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nm thickness of source/drain Au electrodes and 150 nm thickness of C60 thin films were 
formed on the BST/Si substrate by the thermal deposition under 10-8 Torr; the C60 FET 
device with the BST layer treated by HMDS has also been fabricated. The L and W of the 
C60 FET device with BST gate insulator were 30 and 1000 μm, respectively. The FET 
properties for all FET devices fabricated in the present study were measured after an 
annealing at 100 – 140 ˚C for 24 h under 10-6 Torr. 
The drain current, ID, vs. VDS plots for the C60 thin-film FET with polyimide gate 
insulator at 300 K are shown in Fig. 2(a). The plots show n-channel normally-off FET 
properties. The plot of ID vs. VG at VDS = 20 V is shown in Fig. 2(b). The ID increases with 
increasing VG to positive up to 100 V. The μ and the threshold voltage, VT, were determined 
to be 7.1 x 10-3 cm2 V-1 s-1 and 7 V, respectively, from the ID - VG plot with the relation, ID = 
(μWC0 / L )(VG - VT)VDS, where C0 was capacitance per area.17 The C0 value was 
determined to be 1.1 x 10-9 F cm-2 from the experimental capacitance, C (= C0S) measured 
with an LCR meter, where S is the area of electrode. Further, the μ and VT values of the C60 
FET with the polyimide gate insulator were estimated to be 1.2 x 10-2 cm2 V-1 s-1 and 2 V, 
respectively, from the (IDsat)1/2 –VG plot (Fig. 2(c)) with the relation (IDsat)1/2  = (μWC0 / 
2L )1/2(VG - VT);17 the saturation of ID is clearly observed in Fig. 2(a). The (IDsat)1/2 –VG plot 
was obtained at VDS of 100 V, and the current on-off ratio, ID(VG = 100 V) / ID(VG = 0 V) 
was 160. 
The atomic force microscope (AFM) image of the polyimide surface is shown in Fig. 
2(d). The maximum depth, Dmax, from the surface of the polyimide layer was 5.5 nm. The 
thickness, d, of polyimide was estimated to be 3.0 μm from the C0 value of 1.1 x 10-9 F cm-2 
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with the relation C0 = ε0εx / d by assuming εx of 3.8,14 where ε0 is permittivity in vacuum. 
The d value of the polyimide layer in this device is larger by 7 times than that, 420 nm, of 
SiO2 layer used by our group in the fullerene FET devices.9-12 The value of C0 in the C60 
FET with 420 nm of SiO2 layer can be estimated to be ~8.2 x 10-9 F cm-2 with C0 = ε0εx / d 
as εx of the SiO2 layer is 3.9. Therefore, the C0 value of the polyimide, 1.1 x 10-9 F cm-2, is 
smaller than that of SiO2, 8.2 x 10-9 F cm-2. This implies that the carrier density N (= C0VG/ 
e), which can be induced at the same VG, is smaller in the C60 FET with polyimide gate 
insulator than that with SiO2 layer. This problem can be solved by fabricating the C60 FET 
device with thinner polyimide layer with high quality. 
The plots of ID vs. VDS for the C60 FET device fabricated with the crystalline BST layer 
are shown in Fig. 3(a). The plots show substantially n-channel normally-off 
enhancement-type properties. The ID increased with increasing the VG, while at VG = 0 V 
the ID was extremely small. When decreasing VG to the negative value, the small ID was 
further reduced owing to the depletion of electrons in channel region. The value of d for the 
layer was estimated to be 380 nm from the cross sectional image of the scanning electron 
microscope (SEM) (Fig. 3(b)). The μ and VT values of the FET device were determined to 
be 4.1 x 10-5 cm2 V-1 s-1 and 3 V, respectively, from the ID - VG plots (Fig. 3(c)) at VDS = 5 V 
with the relation, ID = (μWC0/L)(VG - VT)VDS.17 The C0 value was estimated to be 8.3 x 10-8 
F cm-2 from the experimental C. The μ value estimated for the FET device is much lower 
than those, 0.08 – 0.56 cm2 V-1 s-1, of the C60 FETs with the SiO2 insulating layer.1,3,4 
Nevertheless it should be noted that the VDS and VG values for the FET operation are 
smaller by one order of magnitude than those for the C60 FET with the SiO2 gate insulator. 
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This result is based on the fact that the high concentration of carriers can be injected even at 
low VG owing to the high ε gate insulator; the N in the C60/BST FET is 5.2 x 1012 cm-2 at 
VG = 10 V which is comparable to that in the C60/SiO2 FET at VG = 100 V, 5.1 x 1012 cm-2. 
The low μ value can be attributed to a large roughness in the surface of the BST layer. The 
value of Dmax for the BST surface can be estimated to be ~35 nm from the AFM image 
shown in Fig. 3(d); the BST layer was prepared by one-time annealing. Such a large 
roughness should suppress the carrier transport. The size of crystallite of the BST was 
estimated to be 20 nm from the X-ray diffraction peak ascribable to 100 reflection, and the 
size increased with an increase in annealing time at 700 ˚C. As the Dmax decreased with an 
increase in annealing time, the increase in the annealing time may cause the improvement 
of carrier transport. 
The hydrophobic treatments of the BST thin films were carried out by immersing 
those into HMDS for 24 h at 300 K. The AFM showed the Dmax of 10 nm for the 
HMDS-treated BST surface. The water contact angle increased from 15 to 60˚ by the 
HMDS treatment, showing that the BST surface changed to hydrophobic situation. The ID – 
VDS plots showed the n-channel properties with the μ and VT of 1.1 x 10-4 cm2 V-1 s-1 and –5 
V, respectively. This shows clearly that the hydrophobic BST surface can increase the μ, 
although the origin remains to be clarified. 
In summary, the flexible C60 FET device which exhibits n-channel normally-off 
properties has been fabricated with polyimide gate insulator on the PET substrate. 
Furthermore, the C60 FET device, which operates at low VG and VDS, has been fabricated 
with high εx gate insulator, BST. The FET device also showed n-channel FET properties. 
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These should open a way towards high performance fullerene FET devices exhibiting 
flexibility, portability and low voltage operation, and a way towards modification of 
electronic structure of C60 by high-carrier injection, i.e., a realization of novel physical 
properties.  
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Fig. 1. Schematic representations of cross sectional view of C60 FET devices with (a) 
polyimide gate insulator and (b) BST gate insulator. 
 
Fig. 2. (a) ID- VDS plots, (b) ID – VG plot at VDS = 20 V, and (c) (ID)1/2 – VG plot at VDS = 100 
V for the C60 FET with polyimide gate insulator. (d) AFM image of the polyimide surface 
(bottom); the cross sectional AFM image (top) observed along the red line. The brightness 
in the AFM image (bottom) refers to the unevenness of the surface. As the color is brighter, 
the part is closer to the surface. 
 
Fig. 3. (a) ID- VDS plots, (b) cross sectional SEM image, (c) ID – VG plot at VDS = 5 V for the 
C60 FET device with BST gate insulator. (d) AFM image of the BST surface (bottom); the 
cross sectional AFM image (top) observed along the red line. In (a), open circles refer to the 
ID – VDS plots at VG = 0 V. The brightness in the AFM image (bottom) refers to the 
unevenness of the surface. As the color is brighter, the part is closer to the surface. 
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